a gate electrode adjacent to said channel forming region with a gate insulating layer interposed therebetween,

wherein said channel forming region directly contacts with said source and drain regions,

wherein a pair of portions containing n-type and p-type impurities are formed adjacent to said source and drain region, and

wherein an electrode is connected to at least one of said pair of portions.

2

CI

D'und